fn wait_delivery()Expand description
Wait for ICR delivery to complete.
In x2APIC mode, the ICR MSR write is synchronous : the CPU blocks until the IPI is dispatched, so there is nothing to wait for. In xAPIC mode, we poll the delivery-pending bit (ICR_LOW bit 12) until it clears.